Iterative Solution Method in Semiconductor Equations

Norainon Mohamed, Muhamad Zahim Sujod
and Mohamad Shawal Jadin

*Universiti Malaysia Pahang, Lebuhraya Tun Razak, 26300 Kuantan, Pahang
Malaysia*

1. Introduction

The FEM (sometimes referred to as finite element analysis (FEA)) is a numerical technique for finding approximate solutions of partial differential equation as well as of integral equations. The solution approach is based either an approximating system of ordinary differential equations, which are then solved using standard techniques such as Newton Method. It is the objective of this paper to describe the application of the method to device simulation. The device which described in this paper is Silicon Carbide Gate Turn-Off Thyristor (SiC-GTO Thyristor). The doping profile with the material properties of the device can be modelled. This paper specifically focuses on the numerical simulation of the device compare with the common Silicon GTO Thyristor.

The main advantages of the FEM are that conservation laws (e.g., current conservation) are exactly satisfied even by coarse approximations, it is easy to treat irregular geometries, the computational mesh can be graded to be fine in regions to rapid change, local mesh refinement is easier to implement than finite difference method (FDM).

In the following sections, the finite element equations which are arise from the semiconductor equations are derived and it is shown the equations are the base of semiconductor device simulations. The implementation of finite element equations will be discussed in the next section. For detailed discussion of the numerical simulation, it is in the results and discussion section.

2. Numerical Method

2.1 Semiconductor Equations

The semiconductor equations are a set of five equations that govern the behavior of semiconductor materials and devices. The set of equations composed of:

Poisson's equation

$$\nabla^2 \psi = \frac{q}{\epsilon} (n - p - N_d) \quad (1)$$

Current Continuity equations

$$q \frac{\partial p}{\partial t} = -\nabla \cdot \mathbf{J}_p - qR \quad (2)$$

$$q \frac{\partial n}{\partial t} = \nabla \cdot \mathbf{J}_n - qR \quad (3)$$

Drift-Diffusion equations

$$\mathbf{J}_p = q(p\tilde{v}_p - D_p \nabla p) \quad (4)$$

$$\mathbf{J}_n = q(p\tilde{v}_n - D_n \nabla n) \quad (5)$$

In these equations, the three unknown quantities are the space-charge potential (ψ), the electron (n) and hole (p) densities, N_d is the doping densities, the constant q is the magnitude of electronic charge and ϵ is the dielectric permittivity. $\mathbf{J}_p$ and $\mathbf{J}_n$ are the hole and electron current densities. R is the recombination rate. $\tilde{v}_p$ and $\tilde{v}_n$ are the hole and electron drift velocities. D_p and D_n are the hole and electron diffusion coefficients.

The diffusion coefficients and drift velocities are electric field dependent and so the equations are nonlinear. The recombination term which is also nonlinear may be approximated by its thermal equilibrium value (Shockley Read Hall Theory).

2.2 Finite Element Equations

To solve (1) to (5), boundary conditions for the space-charge potential and electron and hole charge carrier densities are required. The finite element equations are derived from (1) to (3) by multiplying them by $\Phi_i(x,y)$ and integrating over the region Ω occupied by the device[4].

$$\begin{aligned} \int_{\Omega} \Phi_i(x,y) \nabla^2 \psi ds = \\ - \frac{q}{\epsilon} \int_{\Omega} (x,y) (p - n - N_d) ds \end{aligned} \quad (6)$$

$$\frac{1}{q} \int_{\Omega} \Phi_i(x, y) \nabla \mathbf{J}_p ds = \int_{\Omega} \Phi_i(x, y) \left(\frac{\partial p}{\partial t} + R \right) ds \quad (7)$$

$$-\frac{1}{q} \int_{\Omega} \Phi_i(x, y) \nabla \mathbf{J}_n ds = \int_{\Omega} \Phi_i(x, y) \left(\frac{\partial n}{\partial t} + R \right) ds \quad (8)$$

2.3 Final Form of Equations

In computer solution by the finite element method there are four stages:

1. Read in (or generate internally) material properties- Si and SiC) and element connectivity (mesh).
2. Assemble the equations (6), (7) and (8) which the finite element equations and inserting boundary conditions.
3. Solve the resulting linear equations
4. Repeat 2 and 3 iteratively for nonlinear and/or time dependent problems.

3. Simulation Flow

The simulation systems have been implemented by using MATLAB/Simulink surrounding. The simulation process is used Poisson's equation together with current continuity and drift-diffusion equations to simulate the performances of SiC GTO thyristor. Figure 1 shows the schematic structure of the simulator. Each phase describes complex process which involves the physical models along with the basic semiconductor equations as the basis to simulate the GTO performances.

The simulation process is controlled by the Material Input Database in each phase. The red line indicates the connection with the material database. Material Input Database is initialized at the initialization process. The basic structure of SiC GTO thyristor is initialized. The device structure and circuit definitions and additional information like material properties are loaded from the Material Input Database.

In the next step, the device or the circuit and its embedded devices are loaded and analyzed. For each segment of each device the material is determined. In the calculations steps, the basic semiconductor equations along with the physical models are solved by using numerical method, finite element method. The method is a powerful method for solving partial differential equations which involves lots of integral and differential. The method is used because of its approximation to the solution of the equation. In the postprocessing, the output quantities are calculated from the computed solution.

Fig. 1. Simulation flow of the device.

4. Calculation Method

The full set of semiconductor equations are solved numerically. As for discretization of space, the Scharfetter-Gummel scheme and the standard three-point formula are used for the Poisson's Equation and the continuity equation, respectively. These difference equations are solved based on Newton method.

5. Results and Discussions

5.1 Turn-on Characteristics

Figure 2 shows the single-shot GTO thyristor turn-on voltage and current waveforms. These waveforms show the GTO thyristor's switching characteristics such as turn-on delay and turn-on rise time. The turn-on delay, is defined when the gate current, I_g , rises to 10% of its peak and when the GTO thyristor anode voltage, V_a , falls to 90% of its initial value. From the figure 2, GTOs are turned on when the anode current is increased, the anode voltage is decreased. Then they are turned off by the negative gate pulse.

(a)

(b)

Fig. 2. Single-shot GTO thyristor turn-on characteristics (a) Si GTO thyristor anode voltage and current (b) SiC GTO thyristor anode voltage and current.

Fig. 2. Single-shot GTO thyristor turn-on characteristics (c) Si GTO thyristor gate voltage and current (d) SiC GTO thyristor gate voltage and current.

5.2 Turn-off Characteristics

The GTO thyristor turn-off as a function of time is given in figure 5. The GTO thyristor turn-off time was investigated as a function time. We can see the large difference at turn-off time of SiC GTO thyristor waveforms. We know that turn off time of SiC GTO thyristor is better than that Si GTO thyristor. The turn-on and turn-off time are shown in Table II (all units in us). Result show that switching time of SiC-GTO is decreased extremely and the performance of SiC in GTO is in the storage time, fall time and tail time.

(a)

(b)

Fig. 3 Single-shot GTO thyristor turn-off characteristics (a) Si GTO thyristor anode voltage and current (b) SiC GTO thyristor anode voltage and current

(c)

Fig. 3 Single-shot GTO thyristor turn-off characteristics (c) Si GTO thyristor gate voltage and current (d) SiC GTO thyristor gate voltage and current.

	Si GTO	SiC GTO
Turn-on time (us)	3.00	3.00
Delay Time	1.45	1.45
Rise Time	1.55	1.55
Turn off time (us)	82.5	62.2
Storage time	15.9	14.7
Fall time	17.3	15.4
Tail time	49.4	32.1
Switching Time (us)	85.5	32.1

Table 1. Switching time of Si and SiC GTO Thyristors.

6. Conclusion

We compared the switching waveforms of usual Si GTO thyristor and new SiC GTO thyristor under inductive load. Turn off time is smaller in the case of SiC GTO thyristor than in that Si GTO thyristor.

7. References

A. R. Powell & L. B. Rowland, "SiC Materials progress, Status & Potential Roadblocks," Proc. IEEE, vol. 90, no. 6, pp. 942-955, 2002.

J. A. Cooper, JR., and A. Agrawal, "SiC Power Switching Devices The Second Electronic Revolution?" Proc. of the IEEE, vol. 90, pp. 956-968, 2002.

- A. K. Agarwal, P. A. Ivanov, M. E. Levinshtein, J. W. Palmour, S. L. Rumyantsev, S. H. Ryu and M. S. Shur, "Turn-off Performance of a 2.6 kV 4H-SiC Asymmetrical GTO Thyristor," *Material Science Forum*, vol. 353-356, pp 743-746, 2001.
- R. R. Siergiej, J. B. Casady, A. K. Agarwal, L. B. Rowland, S. Seshadri, S. Mani, P. A. Sanger and C. D. Brandt, "1000V 4H-SiC Gate Turn Off (GTO) Thyristor," *Compound Semiconductors, IEEE International Symposium*, pp. 363-3156, 1997.
- A. K. Agarwal, P. A. Ivanov, M. E. Levinshtein, J. W. Palmour, S. L. Rumyantsev, S. H. Ryu, and M. S. Shur, "Turn-off performance of a 2.6 kV 4H-SiC Asymmetrical GTO Thyristor," *Material Science Forum*, pp. 353-356.
- D. L. Scharfetter and H. K. Gummel, *Large-Signal Analysis of A Silicon*, *IEEE Trans. Electron Devices*, vol. ED-16, pp 64-77, Jan 1969.
- J. B. Fedison, "High Voltage Silicon Carbide Junction Rectifiers and GTO Thyristors", PhD Thesis, *Rensselaer Polytechnic Institute*, New York, May 2001.
- H. Sakata, M. Zahim, "Device Simulation of SiC-GTO", *IEEE Power Conversion Conference*, vol. 1, April 2002, pp. 220-225.

Semiconductor Technologies

Edited by Jan Grym

ISBN 978-953-307-080-3

Hard cover, 462 pages

Publisher InTech

Published online 01, April, 2010

Published in print edition April, 2010

Semiconductor technologies continue to evolve and amaze us. New materials, new structures, new manufacturing tools, and new advancements in modelling and simulation form a breeding ground for novel high performance electronic and photonic devices. This book covers all aspects of semiconductor technology concerning materials, technological processes, and devices, including their modelling, design, integration, and manufacturing.

How to reference

In order to correctly reference this scholarly work, feel free to copy and paste the following:

Norainon Mohamed, Muhamad Zahim Sujod and Mohamad Shawal Jadin (2010). Iterative Solution Method in Semiconductor Equations, *Semiconductor Technologies*, Jan Grym (Ed.), ISBN: 978-953-307-080-3, InTech, Available from: <http://www.intechopen.com/books/semiconductor-technologies/iterative-solution-method-in-semiconductor-equations>

INTech
open science | open minds

InTech Europe

University Campus STeP Ri
Slavka Krautzeka 83/A
51000 Rijeka, Croatia
Phone: +385 (51) 770 447
Fax: +385 (51) 686 166
www.intechopen.com

InTech China

Unit 405, Office Block, Hotel Equatorial Shanghai
No.65, Yan An Road (West), Shanghai, 200040, China
中国上海市延安西路65号上海国际贵都大饭店办公楼405单元
Phone: +86-21-62489820
Fax: +86-21-62489821

© 2010 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the [Creative Commons Attribution-NonCommercial-ShareAlike-3.0 License](#), which permits use, distribution and reproduction for non-commercial purposes, provided the original is properly cited and derivative works building on this content are distributed under the same license.